Content of Issue 3
DOI: 10.3217/jucs-013-03
|
New Advances in Reconfigurable Computing and its Applications |
M.A. Vega-Rodríguez, J.A. Gómez-Pulido, J.M. Sánchez-Pérez |
345 |
The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation |
O. Pérez, Y. Berviller, C. Tanougast, S. Weber |
349 |
Real-time Architecture for Robust Motion Estimation under Varying Illumination Conditions |
J. Díaz, E. Ros, R. Rodriguez-Gomez, B. del Pino |
363 |
Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs |
S. Ortega-Cisneros, J.J. Raygoza-Panduro, A. de la Mora Gálvez |
377 |
Hardware Implementation of an Efficient Correlator for Interleaved Complementary Sets of Sequences |
M. del Carmen Peréz, J. Ureña, Á. Hernández, C. De Marziani, A. Jiménez, W.P. Marnane |
388 |
A Dynamically and Partially Reconfigurable Implementation of the IDEA Algorithm Using FPGAs and Handel-C |
J.M. Granado-Criado, M.A. Vega-Rodríguez, J.M. Sánchez-Pérez, J.A. Gómez-Pulido |
407 |
On Pipelining Sequences of Data-Dependent Loops |
R.M.M. Rodrigues, J.M.P. Cardoso |
419 |
Performance Evaluation and Limitations of a Vision System on a Reconfigurable/Programmable Chip |
J. Fernández-Pérez, F.J. Sánchez-Fernández, R. Carmona-Galán |
440 |