Go home now Header Background Image
Submission Procedure
share: |
Follow us
Articles by Topics
Topic B. - Hardware
Topic B.2.2 - Performance Analysis and Design Aids

M.P.M. Araujo, N. Nedjah, L. de Macedo Mourelle:
Quantum-Inspired Evolutionary State Assignment for Synchronous Finite State Machines
page 2532 - 2548
Vol.14 / Issue 15
J.M. Chaves-González, M.A. Vega-Rodríguez, J.A. Gómez-Pulido, J.M. Sánchez-Pérez:
Pipeline-scheduling Simulator for Educational Purpose
page 959 - 969
Vol.13 / Issue 7
W. Mayerwieser, K. C. Posch, R. Posch, V. Schindler:
Testing a High-Speed Data Path The Design of the RSAb Crypto Chip
page 728 - 743
Vol.1 / Issue 11
O. Pérez, Y. Berviller, C. Tanougast, S. Weber:
The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation
page 349 - 362
Vol.13 / Issue 3
M. Sheeran:
Hardware Design and Functional Programming: a Perfect Match
page 1135 - 1158
Vol.11 / Issue 7