Go home now Header Background Image
Search
Submission Procedure
share: |
 
Follow us
 
 
 
 
Articles by Topics
Topic B. - Hardware
Topic B.6 - LOGIC DESIGN
Topic B.6.3 - Design Aids

E. Cantó, M. Fons, F. Fons, M. López, R. Ramos:
Fast Self-Reconfigurable Embedded System on Spartan-3
/jucs_19_3/fast_self_reconfigurable_embedded
page 301 - 324
Vol.19 / Issue 3
P. E. Dunne, P. H. Leng:
The Average Case Performance of an Algorithm for Demand-Driven Evaluation of Boolean Formulae
/jucs_5_5/the_average_case_performance
page 288 - 306
Vol.5 / Issue 5
V. Dvořák, P. Mikušek:
Design of Arbiters and Allocators Based on Multi-Terminal BDDs
/jucs_16_14/design_of_arbiters_and
page 1826 - 1852
Vol.16 / Issue 14
J. Kokila, N. Ramasubramanian, R. Thamma:
Dynamic Estimation of Temporary Failure in SoC FPGAs for Heterogeneous Applications
/jucs_24_12/dynamic_estimation_of_temporary
page 1776 - 1799
Vol.24 / Issue 12
N.M. Mendes Alves, S. de Mello Schneider:
Implementation of an Embedded Hardware Description Language Using Haskell
/jucs_9_8/implementation_of_an_embedded
page 795 - 812
Vol.9 / Issue 8
L. Prechelt:
Why We Need an Explicit Forum for Negative Results
/jucs_3_9/why_we_need_an
page 1074 - 1083
Vol.3 / Issue 9
L. Prechelt:
The Forum for Negative Results (FNR)
Guest Editorial
/jucs_18_20/the_forum_for_negative
page 2748 - 2749
Vol.18 / Issue 20
A. Rosado-Muñoz, L. Gomez-Chova, L. Gomez-Chova, J. Vila Francés:
An IP Core and GUI for Implementing Multilayer Perceptron with a Fuzzy Activation Function on Configurable Logic Devices
/jucs_14_10/an_ip_core_and
page 1678 - 1694
Vol.14 / Issue 10
M. Sheeran:
Hardware Design and Functional Programming: a Perfect Match
/jucs_11_7/hardware_design_and_functional
page 1135 - 1158
Vol.11 / Issue 7