Referee for: |
B.1.1, B.2.4, B.5.1, B.6.1, B.4.3, C.1, C.5.4, D.1.1, E.3, F.4.2, I.2.2, I.2.8, I.2.9, I.2.11
|
Institution: |
State University of Rio de Janeiro
|
Address: |
Department of Electronics Engineering and Telecommunications Faculty of Engineering State University of Rio de Janeiro Rio de Janeiro Brazil
|
Home Page: |
http://www.eng.uerj.br/%7Enadia/english.html
|
Curriculum Vitae:
Education
- 1994 – 1997 Ph.D. in Computation.
University Of Manchester Institute Of Science And Technology,
UMIST, UK.
- 1987 - 1990 M.Sc. em Computer Systems.
Université D'annaba, UA, Algeria.
- 1982 - 1987 Computer Engineering degree
Université D'annaba, UA, Algeria.
Professional Affiliation:
- Associate Professor at the State University of Rio de Janeiro, Faculty of Engineering,
Department of Electronics Engineering and Telecommunications, Rio de Janeiro, Brazil
Main Research Interests:
- Hardware
- Embedded Systems - SoCs
- Embedded Networks - NoCs
- High Performance Architectures
- Hardware Implementation of Neural Networks
- Application-Specific Integrated Circuits - ASICs
- Software
- Evolutionary Computation
- Genetic Programming
- Fuzzy control
- Neural Networks
- Multi-objective Optimisation
- Swarm Intelligence
- Hardware/Software
- Hardware/Software Co-Design
- Silicon Compilers
- Evolvable Hardware
|