Go home now Header Background Image
Submission Procedure
share: |
Follow us

Serge Weber
Université Henri Poincaré I, France

O. Pérez, Y. Berviller, C. Tanougast, S. Weber:
The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation
page 349 - 362
Vol.13 / Issue 3